Bildunterschrift
Figure 1: Results of a scheduler-driven design space exploration under different latency constraints.
Computationally-intensive subproblems in FPGA-based accelerator design
Computationally-intensive subproblems in FPGA-based accelerator design
